Skip to main content

VLSI Design – Front End and Back End

In VLSI design, what is VLSI Front end and what is VLSI Back end?  What does a front end engineer do compared to a back end engineer in the VLSI design flow?  Who has better opportunities in terms of career and earning potential?  These are some common questions that every student or entry-level engineer encounters.
Introduction:
Let's try to understand this in detail.  Following diagram illustrates a standard VLSI Design life cycle and the various stages involved in the design from specification to manufacturing.
    1. Specification: This is the first stage in the design process where we define the important parameters of the system that has to be designed into a specification.
    2. High-level Design: In this stage, various details of the design architecture are defined. In this stage, details about the different functional blocks and the interface communication protocols between them, etc. are defined.
    3. Low-level Design: This phase is also known as microarchitecture phase. In this phase lower level design details about each functional block implementation are designed. This can include details like modules, state machines, counters, MUXes, decoders, internal registers, etc.
    4. RTL coding: In RTL coding phase, the micro design is modeled in a Hardware Description Language like Verilog/VHDL, using synthesizable constructs of the language. Synthesizable constructs are used so that the RTL model can be input to a synthesis tool to map the design to actual gate level implementation later.
    5. Functional Verification: Functional Verification is the process of verifying the functional characteristics of the design by generating different input stimulus and checking for correct behavior of the design implementation. 
    6. Logic Synthesis: Synthesis is the process in which a synthesis tool like design compiler takes in the RTL, target technology, and constraints as inputs and maps the RTL to target technology primitives. Functional equivalence checks are also done after synthesis to check for equivalence between the input RTL model and the output gate level model.
    7. Placement and Routing: Gate-level netlist from the synthesis tool is taken and imported into place and route tool in the Verilog netlist format. All the gates and flip-flops are placed, Clock tree synthesis and reset are routed. After this each block is routed, the output of the P&R tool is a GDS file, which is used by a foundry for fabricating the ASIC
    8. Gate-level Simulation:  The Placement and Routing tool generates an SDF (Standard Delay File) that contains timing information of the gates. This is back annotated along with gate level netlist and some functional patterns are run to verify the design functionality. A static timing analysis tool like Primetime can also be used for performing static timing analysis checks
    9. Fabrication: Once the gate level simulations verify the functional correctness of the gate level design after the Placement and Routing phase, then the design is ready for manufacturing. The final GDS file (a binary database file format which is the default industry standard for data exchange of integrated circuit or IC layout artwork) is normally sent to a foundry which fabricates the silicon. Once fabricated, proper packaging is done and the chip is made ready for testing.
    10. Post-silicon Validation: Once the chip is back from fabrication, it needs to be put in a real test environment and tested before it can be used widely in the market. This phase involves testing in a lab using real hardware boards and software/firmware that programs the chip. Since the speed of simulation with RTL is very slow compared to testing in the lab with real silicon, there is always a possibility to find a bug in silicon validation and hence this is very important before qualifying the design for a market.
The set of above stages are roughly divided into two halves – the first half is known as the Front end of VLSI design while the second half is referred to as Back end VLSI design.
Front End VLSI Design:   All of the stages from Specification to Functional Verification are normally considered as part of Front end and engineers working on any of these are  Front end VLSI design engineers.
Back End VLSI Design:  All stages from Logic Synthesis till Fabrication are considered as back end and engineers working on any of these are considered as  Back end VLSI design engineers.
Some job categories though have some vague distinction between front end vs back end:
  1. Post Silicon validation is normally a separate phase for product readiness. Some times engineers working on this have more interactions with front end design and verification engineers.
  2. Emulation, FPGA design, and PCB design are also not truly classified in this design flow.
  3. Gate-level simulation is mostly done my front end VLSI design engineers even though it is posted synthesis
  4. There are also separate job categories like Custom circuit design, Analog and Mixed-signal circuit designs – which could be considered separate.
Career Opportunities – Front end vs Back End:
In terms of opportunities and importance, both  Front end engineers and Back end Engineers are equally important, equally challenged.  Both will have equal opportunities in terms of building a career and opportunities to earn.
On the front end side,  an engineer could start as an  RTL design engineer or a Verification engineer and gain deeper knowledge and skills as they progress in a career.  In terms of job opportunities, there is a demand for more verification engineers compared to design engineers.
Engineers could gain deeper knowledge and expertise in the same domain.  Some engineers who have a strong interest in architecture and microarchitecture can also grow as system design architects and micro architects.
On the back end side,  engineers can start with logic synthesis, Placement, and Routing, Layout, Physical verification, static timing analysis. Most of the back end engineers would need a better understanding of process technologies,  transistors, high-speed design issues and a good grasp of tools and automation.
An engineer can choose to have a career in front end or back end based on these understanding and their specific interest and skills.  In terms of earning the opportunity, both have equal opportunities and beyond the differentiation – a lot would depend on how you learn, execute and grow.

Comments

  1. Really you have done a good job. Thanks for sharing this valuable information....
    Best Appium Training Institute in Chennai
    Appium Training in Coimbatore

    ReplyDelete
  2. Thanks for your words and information I am gathering from multiple sources and some of the my experienced.

    ReplyDelete
  3. So easily explained about different posts available in the vlsi field. Thanks sir I am big fan of your articles and keep it up to next level.

    ReplyDelete
  4. Excellent Explanation!!
    It is very helpful for a fresher who want to start their career in vlsi domain

    ReplyDelete

Post a Comment

Popular posts from this blog

Design Engineer at Infineon Bangalore

  Hello Dear Readers, Currently at Infineon Bangalore vacancy for the Design Engineer role. Design analog and mixed-signal modules in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; In your new role you will: Design analog and mixed-signal modules  in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; Design and verify pre-silicon analog/mixed-signal integrated circuit blocks, including incorporating features for testing and quality assurance, and providing support for top-level integration; Assist in defining the requirements  for analog and mixed-signal blocks,aligning them with IP Module architecture, and ensuring compliance with requirements through documentation; Estimate effort and planning design work packages to meet project milestones; Provide essential support to physical design ...

Engineer II - Analog Design Engineering at Microchip

Hello Dear Readers,   Currently at Microchip  vacancy for Engineer II - Analog Design Engineering role. Job Description: The Mixed Signal Development Group is responsible for delivering analog, digital and mixed-signal IP to divisions within Microchip. We work with leading edge CMOS processes to produce analog integrated circuits for wireline applications. From 112Gb/s+ SERDES to high-speed FEC engines, we enable technology that allows Microchip’s products to interface to the outside world.  Job Descriptions: As a member of the Mixed-Signal Development Group, the candidate will be supervised by a team leader/manager, and be engaged in the design of SERDES/DSP blocks, and other high-speed Digital Signal Processing blocks. This will involve taking a design from initial concept to production form. Throughout you will be mentored and coached by experienced engineers and be exposed to Microchip's Best-In-Class engineering practices. Job Responsibilities: Ramping up o...

Analog Design Engineer II at onsemi

Hello Dear Readers,   Currently at onsemi  vacancy for  Analog Design  Engineer II role. JOB DESCRIPTION: An analog design engineer is expected to quickly take an analog design block through all phases of the development process, including design, simulation, and supervision of the layout/verification processes and evaluation/debug of silicon samples. A Senior Analog IC Design Engineer will be responsible for individual block designs using CMOS process. That person will work with the latest Cadence analogue design tools (Virtuoso Composer, Verilog) Spectre and appropriate PC-based tools (MATLAB). The nature of the circuits is Mixed Signal involving blocks such as switched capacitor amplifiers, data converters, charge pumps, references, voltage buffers, IO circuits and digital building blocks. QUALIFICATIONS: Analog engineer is expected to have PhD (no experience) or master’s degree in field of Electrical Engineering/VLSI/Electronics with 0-2 years of experience and w...