Skip to main content

Design Engineer I at Cadence Design Systems

Hello Dear Readers, 

Cadence Design Systems has a vacancy for Design Engineer I role.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

Job Summary:


We have an immediate opening in the System Validation team at Cadence Design Systems Bangalore, for the post of "Senior Design Engineer (IP System Validation)" (Grade “T1”).

The responsibility primarily entails leading pre and post Silicon Subsystem Prototyping, Validation and Hardware Design for Cadence High Speed SERDES Test chips. 


  • Pre Silicon emulation and Verification of System in NCSIM and Palladium.
  • Hardware and Subsystem Design for all the Projects. (HW/SW infrastructure designed within team)
  • Prototyping and Firmware Development for our High Speed Serdes like PCIe, CXL , UCIe, USB ,ethernet.
  • Lead the Bringup, Debug, Compliance efforts and System level Characterization all the way to report release.
  • Engage in interop and Customer Debug.
  • Chance to work on cutting edge SERDES IP's from Cadence. Refer to Cadence Website for more details on our SERDES IP's.
  • Tremendous learning curve on SERDES PHY, Controllers, Protocol and System integration.
  • Hardware and Subsystem design expertise.
  • The Kick in deploying and debugging your Solutions in different System environments.

Minimum Qualifications:

  • 0-2 years (with Btech or Mtech) experience in Post-Silicon PHY and Systems Validation.
  • Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES.
  • Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers.
  • Experience leading System validation efforts for SERDES solutions.
  • Experience in PCIe LTSSM states is a plus.
  • 0-2 years of experience in FPGA Design and Schematic design.
  • 0-2 years of IP/SoC Physical Layer Electrical Validation experience.
  • Familiarity with Verilog RTL coding, FPGA coding, python,C/C++
  • Candidates are expected to be passionate about analog and digital electronic circuit design.  

Comments

Post a Comment

Popular posts from this blog

Application Engineer- Prototyping at Siemens India

  Hello, Dear Readers, Siemens India has a vacancy for the Application Engineer role. Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly innovative electronic products faster and more cost-effectively. Our customers use our tools to push the boundaries of technology and physics to deliver better products in the increasingly complex world of chip, board, and system design. This role is based in Bengaluru. But you’ll also get to visit other locations in India and globe, so you’ll need to go where this job takes you. In return, you’ll get the chance to work with teams impacting entire cities, countries, and the shape of things to come We make real what matters! This is your role: Deploy Siemens EDA ProFPGA prototyping software and hardware solutions at customers and guide the customers to successful design bring-up Work closely with R&D to solve problems, review product spe...
Post a Comment
Read more

Tutorial on EasyEDA desktop software for PCB and schematic design

In this article, I am going to write a tutorial on how to use EasyEDA desktop application for creating a schematic and for PCB design. One of best advantage of this software is that you can create design offline and can automatically synchronize your design with your online EasyEDA account.  It can be used for circuits simulation, PCB deign and electronics circuits design. You can download EasyEDA desktop application by clicking on following link and it will work on windows 7 or its greater version. They are also releasing soon offline application OSX and Linux users. So keep visiting their website for more information.                                                    https://easyeda.com/page/download So let’s start and see how to design a schematic and PCB using EasyEDA offline desktop application. So first of all lets see how to create a schema...
82 comments
Read more

CMOS OPAMP Design Using LTspice

  Hello Dear Reader, Here in this post, I will give an idea about how CMOS OPAMP designing using 180nm technology node and using LTspice. from that opamp I have design switched capacitor integrator. Design Specifications: Here Design specification may be changed according to the application here my target is to design an active lowpass filter so I have chosen an opamp integrator so in the below I have explained how to design an opamp as well as an integrator in a 180nm technology node in LTspice. So let's start design First, we need a technology parameter file so that the file we can insert in the LTspice, in my example it is 180nm so mostly it is available from the  http://ptm.asu.edu/latest.html  and you make one text file using notepad or whatever is fit on your own. Then go to the LTspice and new schematic and then you see .op on the right most upper side click on it and give your text file path after .include  as shown in the below images.  Now first of all...
18 comments
Read more