Skip to main content

Design Engineer I at Cadence Design Systems

Hello Dear Readers, 

Cadence Design Systems has a vacancy for Design Engineer I role.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

Job Summary:


We have an immediate opening in the System Validation team at Cadence Design Systems Bangalore, for the post of "Senior Design Engineer (IP System Validation)" (Grade “T1”).

The responsibility primarily entails leading pre and post Silicon Subsystem Prototyping, Validation and Hardware Design for Cadence High Speed SERDES Test chips. 


  • Pre Silicon emulation and Verification of System in NCSIM and Palladium.
  • Hardware and Subsystem Design for all the Projects. (HW/SW infrastructure designed within team)
  • Prototyping and Firmware Development for our High Speed Serdes like PCIe, CXL , UCIe, USB ,ethernet.
  • Lead the Bringup, Debug, Compliance efforts and System level Characterization all the way to report release.
  • Engage in interop and Customer Debug.
  • Chance to work on cutting edge SERDES IP's from Cadence. Refer to Cadence Website for more details on our SERDES IP's.
  • Tremendous learning curve on SERDES PHY, Controllers, Protocol and System integration.
  • Hardware and Subsystem design expertise.
  • The Kick in deploying and debugging your Solutions in different System environments.

Minimum Qualifications:

  • 0-2 years (with Btech or Mtech) experience in Post-Silicon PHY and Systems Validation.
  • Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES.
  • Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers.
  • Experience leading System validation efforts for SERDES solutions.
  • Experience in PCIe LTSSM states is a plus.
  • 0-2 years of experience in FPGA Design and Schematic design.
  • 0-2 years of IP/SoC Physical Layer Electrical Validation experience.
  • Familiarity with Verilog RTL coding, FPGA coding, python,C/C++
  • Candidates are expected to be passionate about analog and digital electronic circuit design.  

Comments

Post a Comment

Popular posts from this blog

Design Engineer at Infineon Bangalore

  Hello Dear Readers, Currently at Infineon Bangalore vacancy for the Design Engineer role. Design analog and mixed-signal modules in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; In your new role you will: Design analog and mixed-signal modules  in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; Design and verify pre-silicon analog/mixed-signal integrated circuit blocks, including incorporating features for testing and quality assurance, and providing support for top-level integration; Assist in defining the requirements  for analog and mixed-signal blocks,aligning them with IP Module architecture, and ensuring compliance with requirements through documentation; Estimate effort and planning design work packages to meet project milestones; Provide essential support to physical design ...
1 comment
Read more

Engineer II - Analog Design Engineering at Microchip

Hello Dear Readers,   Currently at Microchip  vacancy for Engineer II - Analog Design Engineering role. Job Description: The Mixed Signal Development Group is responsible for delivering analog, digital and mixed-signal IP to divisions within Microchip. We work with leading edge CMOS processes to produce analog integrated circuits for wireline applications. From 112Gb/s+ SERDES to high-speed FEC engines, we enable technology that allows Microchip’s products to interface to the outside world.  Job Descriptions: As a member of the Mixed-Signal Development Group, the candidate will be supervised by a team leader/manager, and be engaged in the design of SERDES/DSP blocks, and other high-speed Digital Signal Processing blocks. This will involve taking a design from initial concept to production form. Throughout you will be mentored and coached by experienced engineers and be exposed to Microchip's Best-In-Class engineering practices. Job Responsibilities: Ramping up o...
2 comments
Read more

Analog Design Engineer II at onsemi

Hello Dear Readers,   Currently at onsemi  vacancy for  Analog Design  Engineer II role. JOB DESCRIPTION: An analog design engineer is expected to quickly take an analog design block through all phases of the development process, including design, simulation, and supervision of the layout/verification processes and evaluation/debug of silicon samples. A Senior Analog IC Design Engineer will be responsible for individual block designs using CMOS process. That person will work with the latest Cadence analogue design tools (Virtuoso Composer, Verilog) Spectre and appropriate PC-based tools (MATLAB). The nature of the circuits is Mixed Signal involving blocks such as switched capacitor amplifiers, data converters, charge pumps, references, voltage buffers, IO circuits and digital building blocks. QUALIFICATIONS: Analog engineer is expected to have PhD (no experience) or master’s degree in field of Electrical Engineering/VLSI/Electronics with 0-2 years of experience and w...
1 comment
Read more