Skip to main content

FGPA RTL Design Engineer at Tejas Networks

 Hello Dear Readers,

Currently at Tejas Networks vacancy for FGPA RTL Design Engineer role.

About the job:

Tejas Networks (A TATA COMPANY) are an R&D-driven organization founded in year 2000 in Bangalore, India. We are currently 750+ employees strong. We have offices in 10+ locations. Our products include carrier-grade optical transmission (based on DWDM/PTN/OTN/SONET-SDH technologies), fibre broadband (based on GPON/NG-PON), broadband wireless (based on LTE 4G/5G) as well as multi-gigabit Ethernet/IP switching and routing products

Our award-winning, feature-rich, cost-effective, reliable and flexible products are fully designed and manufactured in India and are used for building critical infrastructure across the globe. We are a true pioneer of the “Make in India” and “Atmanirbhar Bharat” initiative.

Location – Bangalore


Opportunities, roles, and responsibilities:

  • End-to-End FPGA ownership - Active involvement in design/architecture discussions, i/o assignment, documentation, coding, simulation, implementation, test-environment development (manual and automated), target-testing, debugging, release and support
  • Reading and comprehension FPGA/Processor/ASIC datasheets, user guides, technology standards and RFCs (ITUT, IEEE etc.)
  • Evaluation and proposal of FPGA device and associated memory components.
  • Adherence to the standard processes followed across the organization through the life cycle of the product
  • Interaction with hardware, software, diagnostics, firmware, product verification, customer support and quality audit teams.
  • Participation in end-to-end system design
  • Continuous learning, innovation and recognition

Skills we are looking for:

Technical skills:

  • Strong basics in digital design and communication networks.
  • Proficiency in HDL languages – Verilog/VHDL/System Verilog
  • Architectural knowledge and design experience with Xilinx/Intel/Lattice FPGAs is a must
  • Hands-on experience with High speed memories(QDR/RLDRAM/DDR3/DDR4), memory controllers, high-speed transceivers, and transceiver reconfiguration
  • A clear understanding of FPGA design elements like signal integrity, clock networks, clock-domain crossing, resource management, physical and timing constraints, static timing analysis, packet buffering, design closure techniques for area/timing/power, etc is highly preferred

 

Comments

  1. Hello sir thanks for this post as I have shortlisted for this position and joined as R&D in FPGA position. Once again thanks for your guidance and your work.

    ReplyDelete
    Replies
    1. Great to hear you it's my pleasure and you can do same thing with others 👍👍🤗🤗

      Delete

Post a Comment

Popular posts from this blog

Design Engineer at Infineon Bangalore

  Hello Dear Readers, Currently at Infineon Bangalore vacancy for the Design Engineer role. Design analog and mixed-signal modules in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; In your new role you will: Design analog and mixed-signal modules  in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; Design and verify pre-silicon analog/mixed-signal integrated circuit blocks, including incorporating features for testing and quality assurance, and providing support for top-level integration; Assist in defining the requirements  for analog and mixed-signal blocks,aligning them with IP Module architecture, and ensuring compliance with requirements through documentation; Estimate effort and planning design work packages to meet project milestones; Provide essential support to physical design ...

Engineer II - Analog Design Engineering at Microchip

Hello Dear Readers,   Currently at Microchip  vacancy for Engineer II - Analog Design Engineering role. Job Description: The Mixed Signal Development Group is responsible for delivering analog, digital and mixed-signal IP to divisions within Microchip. We work with leading edge CMOS processes to produce analog integrated circuits for wireline applications. From 112Gb/s+ SERDES to high-speed FEC engines, we enable technology that allows Microchip’s products to interface to the outside world.  Job Descriptions: As a member of the Mixed-Signal Development Group, the candidate will be supervised by a team leader/manager, and be engaged in the design of SERDES/DSP blocks, and other high-speed Digital Signal Processing blocks. This will involve taking a design from initial concept to production form. Throughout you will be mentored and coached by experienced engineers and be exposed to Microchip's Best-In-Class engineering practices. Job Responsibilities: Ramping up o...

Analog Design Engineer II at onsemi

Hello Dear Readers,   Currently at onsemi  vacancy for  Analog Design  Engineer II role. JOB DESCRIPTION: An analog design engineer is expected to quickly take an analog design block through all phases of the development process, including design, simulation, and supervision of the layout/verification processes and evaluation/debug of silicon samples. A Senior Analog IC Design Engineer will be responsible for individual block designs using CMOS process. That person will work with the latest Cadence analogue design tools (Virtuoso Composer, Verilog) Spectre and appropriate PC-based tools (MATLAB). The nature of the circuits is Mixed Signal involving blocks such as switched capacitor amplifiers, data converters, charge pumps, references, voltage buffers, IO circuits and digital building blocks. QUALIFICATIONS: Analog engineer is expected to have PhD (no experience) or master’s degree in field of Electrical Engineering/VLSI/Electronics with 0-2 years of experience and w...