Hello Dear Readers,
Currently, at Synopsys vacancy for ASIC/Layout Design Engineer role.
Job Description and Requirements:
You will be part of a rapidly growing development team in the area of GPIOs, Specialty IOs, and General Purpose Analog IPs
•You will develop layouts designs for Analog Full Custom IPs such as
- GPIOs , I2C, I3C , SMBUS , eMMC , SVID , Quad SPI , JTAG
- High-performance LVDS
- Crystal Oscillators
- Adaptive Bias Generator, Process Monitoring Block, Voltage Regulators
Technical Attributes:
•Good grip over CMOS circuit layout fundamentals, Technology effects, IO frame design methodology, Analog matching concepts
•Should have good understanding of layout and parasitic extraction.
•Should have good grip over automation /scripting languages
Personal Attributes:
•Has a dedicated desire to learn and explore new technologies.
•Demonstrates good analysis and problem-solving skills.
• High-energy person with the ability to go the extra mile.
•A proactive team player with good written and verbal communication skills.
•Networks with senior internal and external personnel in own area of understanding.
Comments
Post a Comment