Skip to main content

IONOSPHERIC DEPOLARIZATION

The layer above the Earth‟s surface carrying charged particles is called ionosphere.This layer is charged because of solar radiation.

Free electrons that are freely (non-uniformly) distributed in this layer form electron clouds. And cause travelling ionospheric disturbances. Signals passing through these clouds face fluctuations and Faraday‟s rotation. 

The motion of these free electrons is within the magnetic field of the Earth. But as soon as the travelling wave passes through them, their direction of motion no longer remains parallel to the electric field of the wave and these electrons react back on these waves. 

This leads to a shift in the polarization. This angular shift in polarization is also dependent on the length of the path in the ionosphere and the electron density of the region of interest. Faraday‟s rotation is inversely proportional to the frequency shared and is not considered as a problem for frequency above 10 GHz. 

Let linear polarization wave have electric fields E at the receiver antenna with no Faraday rotation. 

Thus received power is E2 Faraday rotation of θF degrees results into co-polar component of the received signal being reduced to:

                                                       Eco = E cos θF 

Thus the receiving power in this case is Eco 2 Thus polarization loss (PL) in decibels is: 

PL = 20 log Eco / E 

Thus,

 PL = 20 log (cos θF) Similarly, cross-polar component is: 

XPD = 20 log Eco / Ex

 Thus, XPD = 20 log (cos θF)

Labels:

Comments

Post a Comment

Popular posts from this blog

Design Engineer at Infineon Bangalore

  Hello Dear Readers, Currently at Infineon Bangalore vacancy for the Design Engineer role. Design analog and mixed-signal modules in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; In your new role you will: Design analog and mixed-signal modules  in CMOS and Smart PowerTechnologies, with a particular focus on achieving high-efficiency power conversion for applications using GaN devices; Design and verify pre-silicon analog/mixed-signal integrated circuit blocks, including incorporating features for testing and quality assurance, and providing support for top-level integration; Assist in defining the requirements  for analog and mixed-signal blocks,aligning them with IP Module architecture, and ensuring compliance with requirements through documentation; Estimate effort and planning design work packages to meet project milestones; Provide essential support to physical design ...
1 comment
Read more

Engineer II - Analog Design Engineering at Microchip

Hello Dear Readers,   Currently at Microchip  vacancy for Engineer II - Analog Design Engineering role. Job Description: The Mixed Signal Development Group is responsible for delivering analog, digital and mixed-signal IP to divisions within Microchip. We work with leading edge CMOS processes to produce analog integrated circuits for wireline applications. From 112Gb/s+ SERDES to high-speed FEC engines, we enable technology that allows Microchip’s products to interface to the outside world.  Job Descriptions: As a member of the Mixed-Signal Development Group, the candidate will be supervised by a team leader/manager, and be engaged in the design of SERDES/DSP blocks, and other high-speed Digital Signal Processing blocks. This will involve taking a design from initial concept to production form. Throughout you will be mentored and coached by experienced engineers and be exposed to Microchip's Best-In-Class engineering practices. Job Responsibilities: Ramping up o...
2 comments
Read more

Analog Design Engineer II at onsemi

Hello Dear Readers,   Currently at onsemi  vacancy for  Analog Design  Engineer II role. JOB DESCRIPTION: An analog design engineer is expected to quickly take an analog design block through all phases of the development process, including design, simulation, and supervision of the layout/verification processes and evaluation/debug of silicon samples. A Senior Analog IC Design Engineer will be responsible for individual block designs using CMOS process. That person will work with the latest Cadence analogue design tools (Virtuoso Composer, Verilog) Spectre and appropriate PC-based tools (MATLAB). The nature of the circuits is Mixed Signal involving blocks such as switched capacitor amplifiers, data converters, charge pumps, references, voltage buffers, IO circuits and digital building blocks. QUALIFICATIONS: Analog engineer is expected to have PhD (no experience) or master’s degree in field of Electrical Engineering/VLSI/Electronics with 0-2 years of experience and w...
1 comment
Read more